# Design and FPGA Implementation of an Improved RNS Converter 

Amir Sabbagh Molahosseini ${ }^{1}$, SomayyehJafarali Jassbi ${ }^{\mathbf{2}}$ and Saeid Sorouri ${ }^{\mathbf{3}}$<br>${ }^{1}$ Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran<br>${ }^{2}$ Faculty Member of Computer Department, Science and Research Branch, Islamic Azad University, Tehran, Iran<br>${ }^{3}$ Science and Research Branch, Islamic Azad University, Kerman, Iran


#### Abstract

The recently introduced four-moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ have the capability to provide high-performance residue number systems (RNS) due to its large dynamic range and well-formed moduli. There have been two RNS-to-binary converters for this moduli set up to now. The first one uses new Chinese remainder theorem 2 (CRT-II) to derive highly area-efficient converter but in expense of degrading the speed. The second one which is recently introduced tries to design highly speed-efficient converter using CRT-I but with significantly larger area than CRT-II-based converter. In this paper, we simplify the existing CRT-I-based converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right.$, $\left.2^{2 n+1}-1\right\}$ to achieve a new RNS-to-binary converter which is faster than CRT-II-based converter while requires less area than CRT-I-based converter. The presented converter removes one $2 n$-bit carry-save adder and one $2 n$-bit carry-propagate adder from the architecture of the CRT-I-based converter. KEYWORDS: Residue Number System, Digital Arithmetic, Residue to Binary Converter.


## 1. INTRODUCTION

Nowadays, with the extensive use of mobile and portable devices, the necessity of low-power and high-speed VLSI design is evident. The residue number system (RNS) has been known as an unconventional number system. RNS can be utilized to provide power-dissipation savings in the design of computation systems where addition, subtraction and multiplication are needed [1], [2]. However, binary-to-RNS and RNS-to-binary converters are required to act as interfaces between RNS and digital systems. The overhead of these converters can decrease the speed efficiency of RNS, and due to this a lot of research has been done to design efficient RNS converters [3].

In this work, we consider the design of RNS-to-binary converter for the recently suggested four-moduli set $\left\{2^{n}-\right.$ $\left.1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$. This moduli set has been named as arithmetic-friendly moduli set in [4], because of its largest modulo is in the form of $2^{k}-1$. Furthermore, only one modulo of the type $2^{k}+1$ is used. However, the moduli set $\left\{2^{n}-\right.$ $\left.1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ relies on more complex RNS-to-binary conversion than the conversion-friendly moduli sets such as $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$ [5]. The design of first RNS-to-binary converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right.$, $\left.2^{2 n+1}-1\right\}$ was mentioned in [4]. It uses CRT-II to construct a low-cost RNS-to-binary converter. Although, the pipelined use of this converter, [4], can provide high speed, using it directly results in larger delay compared with the converters designed for the conversion friendly four-moduli sets. Recently, a new RNS-to-binary converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ is proposed in [6]. This converter has less delay and on the other hand a larger area compared to [4]. This paper proposes a new RNS-to-binary converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right.$, $\left.2^{2 n+1}-1\right\}$ where $n \geq 4$, based on modification of some of the [6]'s conversion formulas. Moreover, FPGA implementations indicate that the resulted converter requires less hardware than [6], while it is faster than [4].

## 2. The Previous CRT-I Based Converter

This section briefly reviews the final conversion equations of the converter of [6]. It should be mentioned that the proof of the following equations has been described in [6]. Consider the moduli set $\left\{2^{n}, 2^{2 n+1}-1,2^{n}+1,2^{n}-1\right\}$ with corresponding residues $\left(x_{1}, x_{2}, x_{3}, x_{4}\right)$. The weighted number $X$ can be computed using the following equation:

$$
\begin{equation*}
X=x_{1}+2^{n}\left(2^{2 n+1}-1\right) Y+2^{n} \times 2^{n+1} T \tag{1}
\end{equation*}
$$

Where

[^0]\[

$$
\begin{align*}
& Y= \begin{cases}\left|R_{1}+R_{22}+R_{31}+R_{32}^{\prime}+R_{4}\right|_{2^{2 n}-1} & \text { if } x_{2}-x_{1} \geq 0 \\
\left|R_{0}+R_{1}+R_{22}+R_{31}+R_{32}^{\prime}+R_{4}\right|_{2^{2 n}-1} & \text { if } x_{2}-x_{1}<0\end{cases}  \tag{2}\\
& T=\left|x_{2}-x_{1}\right|_{2^{2 n+1}-1}=\left|x_{2}+\bar{x}_{1}\right|_{2^{2 n+1}-1}  \tag{3}\\
& R_{0}=\underbrace{1 \cdots 11}_{n-2} 0 \underbrace{1 \cdots 11}_{n+1}  \tag{4}\\
& R_{1}=\underbrace{x_{1, n-1} \cdots x_{1,1} x_{1,0}}_{n} \underbrace{0 \cdots 00}_{n}  \tag{5}\\
& R_{22}=\underbrace{\bar{x}_{2, n-2} \cdots \bar{x}_{2,1} \bar{x}_{2,0}}_{n-1} \underbrace{\bar{x}_{2,2 n-1} \cdots \bar{x}_{2, n} \bar{x}_{2, n-1}}_{n+1}  \tag{6}\\
& R_{31}=\underbrace{x_{3, n} \cdots x_{3,1} x_{3,0}}_{n+1} \underbrace{0 \cdots 00}_{n-1}  \tag{7}\\
& R_{32}^{\prime}=\bar{x}_{3,0} \underbrace{1 \cdots 11}_{n-3} \bar{x}_{2,2 n} \underbrace{\bar{x}_{3, n} \cdots \bar{x}_{3,2} \bar{x}_{3,1}}_{n}  \tag{8}\\
& R_{4}=x_{4,0} \underbrace{x_{4, n-1} \cdots x_{4,1} x_{4,0}}_{n} \underbrace{x_{4, n-1} \cdots x_{4,2} x_{4,1}}_{n-1} \tag{9}
\end{align*}
$$
\]

The equation (1) has been realized using the following equation

$$
\begin{align*}
X & =x_{1}+2^{n} Z  \tag{10}\\
Z & =Z_{1}+Z_{2}+Z_{3}+1  \tag{11}\\
Z_{1} & =\underbrace{0 \cdots 00}_{n-1} \underbrace{T_{2 n} \cdots T_{1} T_{0}}_{2 n+1} \underbrace{0 \cdots 00}_{n+1}  \tag{12}\\
Z_{2} & =\underbrace{Y_{2 n-1} \cdots Y_{1} Y_{0}}_{2 n} \underbrace{0 \cdots 00}_{2 n+1} \\
Z_{3} & =\underbrace{1 \cdots 11}_{2 n+1} \underbrace{\bar{Y}_{2 n-1} \cdots \bar{Y}_{1} \bar{Y}_{0}}_{2 n}
\end{align*}
$$

The hardware architecture of the RNS-to-binary converter of [6] is based on equations (2) and (11). Implementation of (2) requires four $2 n$-bit carry-save adders (CSAs) with end-around carry (EAC) and two $2 n$-bit carry-propagate adders (CPAs) with EAC followed by a multiplexer. This is the main reason for the large area of the RNS-to-binary converter of [6]. Also, the select line of the multiplexer is connected to the carry-out of the CPA1 with EAC. This carry is available after the first round of addition. Realization of (11) has been done using a regular CSA followed by a CPA. Note that the carry vector of CSA5 is shifted one bit to the left, and its most significant bit should be ignored.

## 3. The Proposed Converter

In this section, we perform some modifications to the [6]'s conversion algorithm to attain an area-efficient RNS-to-binary converter than [6]. Our target is to reduce the number of the operands of the multi-operand modular
adder which is needed to realize (2). Hence, consider the operands (5) and (8). We can substitute the $n$ least significant bits of these two binary vectors with each other as follows.

$$
\begin{align*}
& R_{1}^{\prime}=\underbrace{x_{1, n-1} \cdots x_{1,1} x_{1,0}}_{n} \underbrace{\bar{x}_{3, n} \cdots \bar{x}_{3,2} \bar{x}_{3,1}}_{n}  \tag{15}\\
& R_{32}^{\prime \prime}=\bar{x}_{3,0} \underbrace{1 \cdots 11}_{n-3} \bar{x}_{2,2 n} \underbrace{10 \cdots 00}_{n} \tag{16}
\end{align*}
$$

Next, with combination of (16) and (4), we achieve

$$
\begin{equation*}
R_{32}^{\prime \prime \prime}=\left|R_{32}^{\prime \prime}+R_{0}\right|_{2^{2 n}-1}=\bar{x}_{3,0} \underbrace{1 \cdots 11}_{n-4} \bar{x}_{2,2 n} x_{2,2 n} \underbrace{0 \cdots 00}_{n} \tag{17}
\end{equation*}
$$

This equation can be easily verified using Table 1 . Note that end-around carry is considered to perform modulo $2^{2 n}-$ 1 addition. Therefore, we achieve

Consequently, we have the following equation for computing $Y$ instead of (2):

$$
\begin{equation*}
Y=\left|R_{1}^{\prime}+R_{22}+R_{31}+R_{4}+R_{5}\right|_{2^{2 n}-1} \tag{19}
\end{equation*}
$$

These operands are described in (15), (6), (7), (9) and (18). It can be seen that six operands in converter of [6] are reduced to five operands which results in significant hardware savings. Note that the other parts of the conversion algorithm are the same as the converter of [6] (i.e. (10)-(14)). The proposed converter is shown in Fig. 1. Moreover, Table 2 presents details of the converter.

Table 1. Verification of equation (17)

| $\mathbf{x}_{3,0}$ | $\mathbf{x}_{2,2 n}$ | $R_{32}^{\prime \prime}$ | $R_{32}^{\prime \prime \prime}=\left\|R_{32}^{\prime \prime}+R_{0}\right\|_{2^{2 n}-1}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | $1 \underbrace{1 \cdots 1111}_{n-3} 1 \underbrace{0 \cdots 00}_{n}$ | $1 \underbrace{11 \cdots 11}_{n-3} 01 \underbrace{0 \cdots 00}_{n}$ |
| $\mathbf{0}$ | 1 | $1 \underbrace{1 \cdots 11}_{n-3} 01 \underbrace{0 \cdots 00}_{n}$ | $1 \underbrace{1 \cdots 11}_{n-3} 11 \underbrace{0 \cdots 00}_{n}$ |
| $\mathbf{1}$ | 0 | $0 \underbrace{1 \cdots 11}_{n-3} 1 \underbrace{0 \cdots 00}_{n}$ | $0 \underbrace{1 \cdots 11}_{n-3} 01 \underbrace{0 \cdots 00}_{n}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $0 \underbrace{1 \cdots 11}_{n-3} 01 \underbrace{0 \cdots 00}_{n}$ | $0 \underbrace{1 \cdots 11}_{n-3} 11 \underbrace{0 \cdots 00}_{n}$ |

## 4. Performance Evaluation

The theoretical formula of the critical delay path of the proposed converter can be obtained as
Delay $=t_{\mathrm{NOT}}+(2 n+1) t_{\mathrm{FA}}+t_{\mathrm{MUX}}+(4 n+1) t_{\mathrm{FA}}+t_{\mathrm{NOT}}+(4 n+2) t_{\mathrm{FA}}=(10 n+4) t_{\mathrm{FA}}+2 t_{\mathrm{NOT}}+t_{\mathrm{MUX}}$
Note that $t_{\mathrm{FA}}$ and $t_{\mathrm{NOT}}$ denote the delay of one full adder (FA) and one NOT gate, respectively.
Table 2. Details of each part of the proposed converter

| Part | NOT | FA | XNOR/OR pairs | XOR/AND pairs | Delay |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPU1 | $4 n+2$ | - | - | - | $t_{\text {NOT }}$ |
| CPA1 | - | $n$ | $n+1$ | - | $(4 n+2) t_{\text {FA }}$ |
| CSA1 | - | $2 n$ | - | - | $t_{\text {FA }}$ |
| CSA2 | - | $n+1$ | - | $n-1$ | $t_{\text {FA }}$ |
| CSA3 | - | 4 | $n-4$ | - | $t_{\text {FA }}$ |
| CPA2 | - | $2 n$ | - | - | $(4 n) t_{\mathrm{FA}}$ |
| OPU2 | $2 n$ | - | - | $2 n+1$ | $t_{\mathrm{NOT}}$ |
| CSA4 | - | - | - | $t_{\mathrm{FA}}$ |  |
| CPA3 | - | $4 n+1$ | - | $(4 n+1) t_{\mathrm{FA}}$ |  |

Table 3 compares the hardware requirements and conversion delays of the proposed converter with previous designs [4] and [6] in terms of logic gates and FAs. It can be seen that, although the proposed converter has more delay than [6], it needs less hardware requirements. Moreover, our converter relies on lower delay than the converter of [4]. Therefore, it can be summarized that the proposed converter results in a faster RNS-to-binary conversion than [4] while it demands fewer hardware requirements than [6].

Table 3. Hardware requirements and conversion delays

| Converter | Hardware Requirements | Conversion Delay |
| :---: | :---: | :---: |
| [4] | $(8 n+2) \mathrm{A}_{\text {FA }}+(n-1) \mathrm{A}_{\mathrm{XOR}}+(n-1) \mathrm{A}_{\text {AND }}+(4 n+1) \mathrm{A}_{\mathrm{XNOR}}+(4 n+1) \mathrm{A}_{\mathrm{OR}}+(7 n+1) \mathrm{A}_{\text {NOT }}+(n) \mathrm{A}_{\text {MUX2 } \times 1}$ | $(12 n+5) t_{\text {FA }}+3 t_{\text {NOT }}+t_{\text {MUX }}$ |
| [6] | $(12 n+4) A_{F A}+(6 n-1) A_{X O R}+(6 n-1) A_{A N D}+(4 n) A_{X N O R}+(4 n) A_{O R}+(6 n+2) A_{\text {NOT }}+(2 n) A_{M U X 2 \times 1}$ | $(8 n+6) t_{\text {FA }}+2 t_{\text {NOT }}+t_{\text {MUX }}$ |
| Proposed | $\begin{gathered} (10 n+6) A_{F A}+(4 n) A_{X O R}+(4 n) A_{A N D}+(4 n-3) A_{X N O R} \\ +(4 n-3) A_{O R}+(6 n+2) A_{N O T}+(2 n) A_{M U X 2 \times 1} \end{gathered}$ | $(10 n+4) t_{\text {FA }}+2 t_{\text {NOT }}+t_{\text {MUX }}$ |



Fig. 1: The proposed converter.

In order to perform exact comparisons, we have described the proposed converter as well as designs of [4] and [6] in VHDL codes. Next, the codes were implemented on a Spartan-3 FPGA using Xilinx ISE v9.1. Table 4 presents the resulted data, i.e. delay (ns), area (in terms of number of LUTs) for different values of $n$. As expected,
the converters of [4] and [6] have the lowest and the highest area, respectively, and vice versa for delay. However the proposed converter stands in the middle.

Table 4. FPGA implementation results

| $N$ | Converter | Area (LUTs) | Delay <br> (ns) |
| :---: | :---: | :---: | :---: |
| 4 | Proposed | 132 | 60.805 |
|  | [6] | 126 | 63.198 |
|  | [4] | 159 | 51.955 |
| 8 | Proposed | 262 | 99.545 |
|  | [6] | 243 | 106.538 |
|  | [4] | 331 | 81.258 |
| 12 | Proposed | 380 | 139.436 |
|  | [6] | 354 | 152.295 |
|  | [4] | 485 | 111.856 |
| 16 | Proposed | 506 | 181.231 |
|  | [6] | 479 | 192.505 |
|  | [4] | 645 | 145.483 |

## 5. Conclusion

It is expected that the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ plays an important role in efficient realization of high-performance RNS-based computation systems where large dynamic range and high parallelism are required. We have presented a new RNS-to-binary converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ by improving an existing previously design. Comparisons based on FPGA implementation have shown that the presented RNS-tobinary converter has the average performance among the earlier designs which are introduced in [4] and [6]. Not only it has less delay rather than [6], but also it consumes lower area than [4].

## 6. Acknowledgements

This work is supported by Kerman Branch, Islamic Azad University, Kerman, Iran.

## 7. REFERENCES

1. Stouraitis T. and V. Paliouras, 2001. Considering the alternatives in lowpower design. IEEE Circuits and Devices. 7: 23-29.
2. Cardarilli G. C., A. D. Re, A. Nannarelli, and M. Re, 2007. Low power and low leakage implementation of RNS FIR filters. In the Proceedings of the Asilomar Conference on Signals, Systems and Computer. pp. 1620-1624.
3. Navi K., A.S. Molahosseini, and M. Esmaeildoust, 2011. How to Teach Residue Number System to Computer Scientists and Engineers. IEEE Transactions on Education, 54(1): 156-163.
4. Molahosseini A.S., K. Navi, C. Dadkhah, O. Kavehei, and S. Timarchi, 2010. Efficient Reverse Converter Designs for the New 4 -Moduli Sets $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1,2^{2 \mathrm{n}+1}-1\right\}$ and $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}+1,2^{2 \mathrm{n}}, 2^{2 \mathrm{n}}+1\right\}$ Based on New CRTs. IEEE Transactions on Circuits and Systems-I, 57(4):823-835.
5. Cao B., C. H. Chang and T. Srikanthan, 2003. An Efficient Reverse Converter for the 4 -Moduli Set $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1\right.$, $\left.2^{2 \mathrm{n}}+1\right\}$ Based on the New Chinese Remainder Theorem. IEEE Transactions on Circuits and Systems-I, 50(10): 1296-1303.
6. Molahosseini A.S., 2011. Improving the Delay of Residue-to-Binary Converter for a Four-Moduli Set. Advances in Electrical and Computer Engineering, 11(2): 37-42.

[^0]:    *Corresponding Author :Amir SabbaghMolahosseini, Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran. E-mail address:sabbagh@iauk.ac.ir.

