

A Novel Structure for CCII Based SC Integrator Based on CCII with Reduced Number of Switches

MostafaMoridi⁽¹⁾, HoomanKaabi⁽²⁾, Mona Poorebrahim⁽³⁾, MaliheKeshavarzi⁽⁴⁾

^{(1), (3), (4)}Department of Electronic Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran ⁽²⁾Department of Electrical Engineering, ShahidChamran University of Ahvaz, Ahvaz, Iran

ABSTRACT

This paper describes a new switched-capacitor (SC) integrator. This integrator not only has the advantages of conventional opamp based integrators but also has the capability of switching in high frequency due to inherent characteristics of second generation current conveyor (CCII). To implement integrator, 7 switches and non-overlapping clock are used. Time shared use of internal CCII buffers is performed to make input output transfer function. The circuit is simulated by means of HSPICE and WAVEVIEW to confirm theoretical results in $0.35\mu m$ technology.

Key Words: Integrator, SC Circuit, Current Conveyor, 'Low Pass Sigma Delta Modulator' (LPSDM), CCII.

1. INTRODUCTION

Sigma-Delta Switched-capacitor circuits have been widely used for implementing monolithic filters. The long time interest in the design of SC filters is motivated by the fact that such filters can be realized using standard CMOS digital process technologies. This is due to availability of high performance opamps as well as high quality MOS capacitors and switches.

An SC building block that is useful in implementing SC filters is the SC integrator [1]. It can be shown that (in the ideal form) the transfer function of an SC filter depends on switching frequency and the ratios of capacitance values [2]. These capacitive ratios can be obtained and maintained to accuracy much better than 1% over a wide range of temperatures and of signal amplitudes [3].

For these reasons considerable effort has been directed toward developing high performance circuits and devices for SC filters.

Traditionally opamps have been used in SC integrator realization for more than three decades [4]-[7]. Also some little efforts have been done to design and implement SC integrators using voltage buffer [8]-[11]. Therefore it is possible to replace opamps by other unity-gain devices. More recently a current mode building block named CCII has been introduced [12]-[13]. It has the advantages of higher speed, slew rate and wider dynamic range of current mode circuits [12]. Although CCII had been introduced in 1971 but synthesis and design methods are not mature, especially for the SC circuits realizations. It seems there is very little concern about CCII based SC circuits in the literature. Due to the inherent high frequency capability of CCII building block [12] it is an attractive candidate for replacing opamps in the integrator circuits. Furthermore, CCII does not need external feedback and hence no stability problem [13].

For the first time Maundy and his colleagues have shown that it is possible to realize SC circuits using CCIIs without requiring circuit transformation [14]-[15]. They employed miller theorem to replace feedback capacitor C2 in an SC opamp based integrator by a grounded capacitor of equal value connected to the Z terminal of CCII. Fig. 1 shows this process.

In a recent effort, some other CCII based SC integrators have been proposed [16]. As it is shown in Fig. 2, these works were based on realization of RC prototypes with required characteristics and transformation of the resulted circuits to their SC equivalents [17].

*Corresponding Author: MostafaMoridi, Department of Electronic Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran. E-mail: m.moridi@qiau.ac.ir







Fig. 2 An integrator with Realization of RC prototype with their SC equivalent.



Fig. 3 The CCII based SC integrator by eliminating extra voltage buffer.

A common drawback in these works was the need for the voltage buffer at the output of the circuits to cancel the loading effects of the next stages. This led to use of an extra voltage buffer in addition to the CCII (see Fig. 1d). Thus it seems that not a pure CCII based circuit is realized.

In a more recent work a novel structure has been proposed which eliminates the need for extra voltage buffer [18]. This integrator followed by clock pulse scheme is shown in Fig. 3. It is based on time shared use of internal buffers of CCII.

All these efforts to realize integrator by CCII are based on various topologies including: 1) input signal is connected to Y and output is connected to Z [16], 2) input signal is connected to X and output is connected to Z [16] and finally 3) input and output are connected to X [18]-[19].

This paper proposes a novel architecture using Y terminal as input and X terminal as output [20]. The proposed integrator has the all advantages of previous CCII based integrators. It seems to be less noisy in compare to [18], because of reduced number of switches [1].

2. PROPOSED INTEGRATOR

The circuit followed by its clock pulse is shown in Fig. 4 [20]. To realize integrator, time sharing of internal CCII current and voltage buffers are used. In the following formulas, 'o' and 'e' indices are the symbols for odd phases (φ 1) and even phases (φ 2), respectively [1]. Assume that the time of charge and discharge of capacitors are insignificant compared to clock pulse periods.



Fig. 4 The proposed integrator followed by clock pulse scheme[20].

Hence one can results that the charge on C2 in n-3/2 (immediately after shutting off the $\varphi 2$, ignoring non overlapped time) is equals to the charge which is stored on output (X terminal) at n-1 (immediately before shutting off the $\varphi 1$ or opening the $\varphi 2$, ignoring non overlapped time). Besides, there is no change in output after shut off the $\varphi 1$, so it can be shown that:

$$(n - \frac{3}{2})T < t < (n - 1)T : C_2 V_{out}^o (n - 1) = \pm Q_{C2}^e (n - \frac{3}{2})$$
(1)

During odd phases (see Fig. 5a), input signal is connected to Y terminal so that its voltage will be transferred to X terminal through internal voltage buffer of CCII. Therefore the charge stored on C1 becomes:

Fig. 5 The proposed integrator at a) phase $\varphi 1$ and b) phase $\varphi 2$

At the same time, sampling and integrating capacitors are connected to X and Z terminals, respectively. The charge stored on C1 is transferred to C2 via internal current buffer of CCII. At the next phase (see Fig. 5b) integration capacitor is connected to Y terminal and transfers the charge stored of previous phase via internal voltage buffer of CCII:

$$(n - \frac{1}{2})T < t < nT : C_2 V_{out}^e (n - \frac{1}{2}) = Q_{C2}^e (n - \frac{1}{2})$$
(3)

It is worth to mention that in this phase, the Z terminal is tied to ground to prevent the Cz parasitic capacitance being charged. It is assumed that the Y terminal has no significant effect on C2 hence doesn't perturb its charge while connected to Y terminal. Thus the charge stored on C2 transfers to output. Based on this concept, C2 holds the charge of two preceding pulses:

$$Q_{C2}^{e}(n-\frac{1}{2}) = Q_{C1}^{o}(n-1) + Q_{C2}^{e}(n-\frac{3}{2})$$
(4)

Substituting (1) and (2) into (4) and put the result into (3), results in:

$$C_2 V_{out}^e(n-\frac{1}{2}) = \pm C_1 V_{in}^o(n-1) + C_2 V_{out}^o(n-1)$$
(5)

As was mentioned before, it is assumed that the charge during each phase remains unchanged thus there is no change in output after shut off the ϕ_1 , so it can be written that:

$$nT < t < (n + \frac{1}{2})T : V_{out}^{o}(n) = V_{out}^{e}(n - \frac{1}{2})$$
(6)

Substituting (6) in (5), the integrator's input-output relationship will be obtained in time domain. It is shown in (7).

$$C_2 V_{out}^o(n) = \pm C_1 V_{in}^o(n-1) + C_2 V_{out}^o(n-1)$$
⁽⁷⁾

Arranging (7) and then using of Z transform, the transfer function of integrator will be proved, which is shown in (8).

$$H^{oo}(z) = \frac{V_{out}^{o}(z)}{V_{in}^{o}(z)} = \pm \frac{C_1}{C_2} \frac{Z^{-1}}{1 - Z^{-1}}$$
(8)

The ±sign is due to use CCII- and CCII+, respectively.

3. SIMULATION RESULTS

The simulation was done for the proposed integrator based on a CCII- [21] which is shown in Fig. 6. This CCII- is simulated in 0.35µm technology [22].



The curves of voltage and current buffers of CCII- are shown in Fig. 7 and 8, respectively. One can results that the errors from the ideal gains for voltage and current are less that 0.5% and 1.8%, respectively, over a frequency range from 0 to 10MHz. Therefore the gains are so close to 1.



Voltage controlled resistors were used to model switches. The amplitude and the frequency of input signal were 0.9 V and 1 MHz, respectively. The sampling frequency was 10 MHz. The was done by means of HSPICE. The input-output signals of the integrator are shown in Fig. 9. The dotted line is input and the solid line is output. The output has 90 degree delay with the input signal which denotes the integrating process of the integrator.



Fig. 9The input-output signals of the proposed integrator.

3. CONCOLUSION

A novel CCII based SC integrator is proposed. The analysis of the circuit is carried out. It seems to have similar equations as traditional opamp based integrators. The number of switches is minimized.

REFERENCES

[1] Allen, P. E. and D. R. Holberg, 2002. CMOS Analog Circuit Design, 2nd edition. Oxford University Press.

[2] Gregorian, R., K. W. Martin and G. Temes, Aug. 1983. Switched-Capacitor Circuit Design. IEEE Proc., Vol. 71, No. 8, pp. 941-966.

[3] Hastings, A.,2001. The Art of Analog Layout. New Jersy, Printice-Hall Inc.

[4] Baher, H. and S. O. Scanlan, Apr. 1984. Exact Synthesis of Band-Pass Switched Capacitor Filters. IEEE Transactions on Circuits and Systems, CAS-31, No. 4, pp. 342-349.

[5]Gobet, C. A. and A. Knob, Jan. 1983. Noise Analysis of Switched Capacitor Networks. IEEE Transactions on Circuits and Systems, CAS-30, No. 1, pp. 37-43.

[6] Castelo, R. and P. R. Gray, Sep. 1985. Performance Limitations in Switched-Capacitor Filters. IEEE Transactions on Circuits and Systems, CAS-32, No. 9, pp. 865-876.

[7]Temes, G. C., H. J. Orchard and M. Jahanbegloo, Dec. 1987. Switched-Capacitor Filter Design Using the Bilinear z-Transform. IEEE Transactions on Circuits and Systems, CAS-25, No. 12, pp. 1035-1044.

[8] Wu, P. K., 1986. Unit-Gain Buffer Switched-Capacitor Filters-Design Techniques and Circuit Analysis. Ph.D. Thesis, University of California, Los Angeles.

[9]Yoo, K., 2004. Op-Amp Free SC Biquad LPF and Delta-Sigma ADC. M.Sc. Thesis, University of Oregon.

[10]Beruneau, D., 2002. High-Speed Switched-Capacitor Filters Based on Unity-Gain Buffers. MSc. Thesis, University of Oregon.

[11]Fan, S. C., R. Gregorian, G. C. Temes and M. Zomorrodi, 1980. Switched-capacitor filters using unit-gain buffers. Proc. IEEE International Symposium on Circuits and Systems, pp. 334-337.

[12] Sedra, A., K. C. Smith, 1970. A Second Generation Current Conveyor and its Applications. IEEE Trans. Circuits and Systems, CT-17, pp.132-134.

[13]Wilson, B., 1990. Recent Developments in Current Conveyors and Current Mode Circuits. IEE Proc., Pt. G, Vol. 137, No. 2, pp. 63-77.

[14]Maundy, B. J., P. B. Aronhime, E. I. Elmasry, Aug. 1995. Switched-capacitor filters: the current mode approach. IEEE Proceedings of the 38th Midwest Symposium on Circuits and Systems, Vol. 2, pp. 1321-1324.

[15]Maundy, B. J., P. B. Aronhime, May 1996. Switched-capacitor current conveyor building blocks. IEEE ISCAS 1996, Vol. 1, pp. 345-348.

[16] Tutyshkin, A. A., A. S. Korotkov, 2002. Current conveyor based switched-capacitor integrator with reduced parasitic sensitivity. IEEE ICCSC'2002, .pp78-81.

[17] Korotkov, A. S., A. A. Tutyshkin, 2001. Topological analysis of continuous and discrete-time current conveyor based circuits. in Proc. Int. Symp. SCS'01, Iasi, Romania, pp.533-536.

[18] Kaabi, H., A. Ayatollahi and M. R. JahedMotlagh, May 2005. A Novel Current-Conveyor Based Switched-Capacitor Integrator. Proceedings of IEEE ISCAC 2005, pp. 1406-1408, Kobe, Japan.

[19] Kaabi, H. 2005. Design of Current Conveyor Based SC $\Sigma\Delta$ Modulators. Ph.D. Thesis in Persian, Iran University of Science and Technology, Tehran, Iran.

[20]Moridi, M. 2012. Design of Current Conveyor Based SC Resonators.M.Sc. Thesis in Persian, Islamic Azad University, Qazvin Branch, Qazvin, Iran.

[21] Michal, V., G. Klisnick, G. Sou, M. Redon and J. Sedláček, June 2010. Current Conveyor with Very Low Output Impedance Voltage Buffer for Laboratory Instrumentation. Proceedings of 2010 IEEE Int. Symposium on Circuits and Systems (ISCAS), pp. 1049-1502.

[22] Maheshwari, S., J. Mohan and D. S. Chauhan, 2010. Voltage-mode cascadable all-pass sections with two grounded passive components and one active element. IET Circuits, Devices and Syst., Vol. 4, ISS.2,pp.113-122.